Logic synthesis - PDFSEARCH.IO - Document Search Engine

Logic synthesis
Results: 291

#	Item
221	Datasheet Synphony C Compiler High-Level Synthesis from C/C++ to RTL Overview Add to Reading List Source URL: www.synopsys.com Language: English High-level synthesis Logic synthesis SystemVerilog Synopsys Verilog Clock gating Field-programmable gate array Catapult C Compiler Electronic engineering Electronic design automation Hardware description languages
222	Success Story Synopsys and Teradici ASIC Prototyping Made Fast and Efficient with Synplify Premier Other tools can’t handle the complex constructs of the ASICs we’re working Add to Reading List Source URL: www.synopsys.com Language: English Electronic design Integrated circuits Digital electronics Field-programmable gate array Xilinx Logic synthesis Application-specific integrated circuit Timing closure Synopsys Electronic engineering Electronics Electronic design automation
223	Success Story Synopsys and STMicroelectronics Rapid Delivery of Demodulator IP for Analog TV Standards using Synphony Model Compiler High-Level Synthesis Solution Add to Reading List Source URL: www.synopsys.com Language: English Application-specific integrated circuit Synopsys Field-programmable gate array Timing closure FPGA prototype Logic synthesis Catapult C Electronic engineering Electronic design automation High-level synthesis
224	Success Story Synopsys and STMicroelectronics High-Level Synthesis Flow Achieves Higher Reliability and Productivity for Multi-rate Digital IF TV ASIC Add to Reading List Source URL: www.synopsys.com Language: English Electronic design Integrated circuits Field-programmable gate array Logic synthesis Application-specific integrated circuit High-level synthesis Synopsys FPGA prototype Integrated circuit design Electronic engineering Electronics Electronic design automation
225	Datasheet Synphony C Compiler High-Level Synthesis from C/C++ to RTL Overview Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:31:02 High-level synthesis Logic synthesis SystemVerilog Synopsys Verilog Clock gating Field-programmable gate array Catapult C Compiler Electronic engineering Electronic design automation Hardware description languages
226	The Best of Both Worlds: Productivity & Performance `` Best Quality of Results for Timing Performance and Area/Cost Reduction Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-12 14:15:25 Fabless semiconductor companies Digital electronics Electronic design Logic synthesis Field-programmable gate array VHDL Synopsys Application-specific integrated circuit High-level synthesis Electronic engineering Electronic design automation Hardware description languages
227	Datasheet Solutions for DO-254 Overview `` Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-03-10 22:15:24 Electronic design Logic design Integrated circuits Synopsys Hardware description language Logic synthesis Logic simulation Integrated circuit design High-level synthesis Electronic engineering Digital electronics Electronic design automation
228	Success Story Synopsys and Ricoh Ricoh Optimizes New Multi-Function Printer SoC Architecture with Synopsys Platform Architect MCO Add to Reading List Source URL: www.synopsys.com Language: English Hardware verification languages Hillsboro Oregon Synopsys High-level synthesis SystemC System on a chip Logic synthesis Ricoh Electronic engineering Electronic design automation Electronic design
229	Automatic Synthesis of Rules for Planning in Belief Space Leslie Pack Kaelbling MIT CSAIL Cambridge, MA[removed]Email: [removed] Add to Reading List Source URL: lis.csail.mit.edu Language: English - Date: 2013-09-24 22:07:15 Stochastic control Control theory Logic in computer science Partially observable Markov decision process Fluent Probability Markov decision process Statistics Dynamic programming Markov processes
230	Evaluability Assessment Synthesis Brief 2009: Comprehensive School Physical Activity Programs Add to Reading List Source URL: www.cdc.gov Language: English - Date: 2013-07-17 08:38:40 WestEd Health education Logic model Ready schools

UPDATE